At first glance, a sapphire wafer looks deceptively simple: round, transparent, and seemingly symmetric. Yet on its edge lies a subtle feature—a notch or a flat—that quietly determines whether your GaN epitaxy succeeds or fails.
In GaN-on-sapphire technology, wafer orientation is not a cosmetic detail or a legacy habit. It is a crystallographic instruction, encoded mechanically, and passed from crystal growth to lithography, epitaxy, and device fabrication.
Understanding why notches and flats exist, how they differ, and how to correctly identify them is essential for anyone working with GaN on sapphire substrates.
![]()
Unlike silicon, sapphire (Al₂O₃) is:
Trigonal (hexagonal) crystal system
Strongly anisotropic in thermal, mechanical, and surface properties
Commonly used with non-cubic orientations such as c-plane, a-plane, r-plane, and m-plane
GaN epitaxy is extremely sensitive to:
In-plane crystallographic orientation
Atomic step direction
Substrate miscut direction
The notch or flat is therefore not just for handling—it is a macroscopic marker of atomic-scale symmetry.
A flat is a straight, linear cut along the wafer edge.
Historically, flats were used extensively in:
2-inch and 3-inch sapphire wafers
Early GaN LED production
Manual or semi-automated fabs
Key characteristics:
Long, straight edge segment
Encodes a specific crystallographic direction
Easy to see and feel
Consumes usable wafer area
Flats are typically aligned to a well-defined sapphire direction, such as:
⟨11-20⟩ (a-axis)
⟨1-100⟩ (m-axis)
A notch is a small, narrow indentation along the wafer edge.
It has become the dominant standard for:
4-inch, 6-inch, and larger sapphire wafers
Fully automated tools
High-throughput GaN fabs
Key characteristics:
Compact, localized cut
Preserves more usable wafer area
Machine-readable
Highly repeatable
The notch orientation still corresponds to a specific crystallographic direction, but in a much more space-efficient way.
The shift from flat to notch is not cosmetic—it is driven by physics, automation, and yield economics.
As sapphire wafers grew from 2″ → 4″ → 6″:
Flats removed too much active area
Edge exclusion became excessive
Mechanical balance worsened
A notch provides orientation information with minimal geometric disruption.
Modern tools rely on:
Optical edge detection
Robotic alignment
Orientation recognition algorithms
Notches offer:
Clear angular reference
Faster alignment
Lower mis-pick risk
For GaN epitaxy, orientation errors can cause:
Step bunching
Anisotropic strain relaxation
Non-uniform defect propagation
The precision and repeatability of notches reduce these risks.
Flat: obvious straight edge
Notch: small, U- or V-shaped cut
However, visual identification alone is not sufficient for GaN process control.
Once the notch or flat is located:
Define 0°
Measure angular offsets around the wafer
Map process directions (lithography, cleave lines, miscut)
This is critical when aligning:
Epitaxial growth direction
Device stripes
Laser scribe lanes
For high-precision applications:
XRD confirms crystal orientation
Optical anisotropy methods verify in-plane alignment
Especially important for non-c-plane sapphire
Most common for LEDs and power devices
Notch usually aligned to a-axis or m-axis
Controls step-flow direction in GaN growth
a-plane, m-plane, r-plane sapphire
Orientation becomes critical, not optional
Incorrect notch interpretation can completely invalidate the substrate
In these cases, the notch is effectively part of the epitaxial recipe.
Assuming notch direction is “standard” across suppliers
Treating sapphire like silicon (it is not cubic)
Ignoring miscut direction encoded by the notch
Relying solely on visual inspection
Mixing flat-based legacy drawings with notch-based wafers
Each of these can introduce subtle but fatal process drift.
| Application | Recommendation |
|---|---|
| R&D, small wafers | Flat acceptable |
| High-volume LED | Notch preferred |
| 6″ sapphire | Notch only |
| Automated fabs | Notch mandatory |
| Non-polar GaN | Notch + XRD |
In GaN on sapphire, the notch or flat is not a convenience—it is a physical manifestation of crystallography.
At the atomic scale, GaN growth depends on step edges and symmetry.
At the wafer scale, those same directions are encoded as a notch or flat.
What looks like a small cut on the edge is, in reality, a map of the crystal beneath.
In GaN-on-sapphire technology, identifying the notch or flat is not about knowing where the wafer “starts”—it is about knowing which direction the crystal wants to grow.
At first glance, a sapphire wafer looks deceptively simple: round, transparent, and seemingly symmetric. Yet on its edge lies a subtle feature—a notch or a flat—that quietly determines whether your GaN epitaxy succeeds or fails.
In GaN-on-sapphire technology, wafer orientation is not a cosmetic detail or a legacy habit. It is a crystallographic instruction, encoded mechanically, and passed from crystal growth to lithography, epitaxy, and device fabrication.
Understanding why notches and flats exist, how they differ, and how to correctly identify them is essential for anyone working with GaN on sapphire substrates.
![]()
Unlike silicon, sapphire (Al₂O₃) is:
Trigonal (hexagonal) crystal system
Strongly anisotropic in thermal, mechanical, and surface properties
Commonly used with non-cubic orientations such as c-plane, a-plane, r-plane, and m-plane
GaN epitaxy is extremely sensitive to:
In-plane crystallographic orientation
Atomic step direction
Substrate miscut direction
The notch or flat is therefore not just for handling—it is a macroscopic marker of atomic-scale symmetry.
A flat is a straight, linear cut along the wafer edge.
Historically, flats were used extensively in:
2-inch and 3-inch sapphire wafers
Early GaN LED production
Manual or semi-automated fabs
Key characteristics:
Long, straight edge segment
Encodes a specific crystallographic direction
Easy to see and feel
Consumes usable wafer area
Flats are typically aligned to a well-defined sapphire direction, such as:
⟨11-20⟩ (a-axis)
⟨1-100⟩ (m-axis)
A notch is a small, narrow indentation along the wafer edge.
It has become the dominant standard for:
4-inch, 6-inch, and larger sapphire wafers
Fully automated tools
High-throughput GaN fabs
Key characteristics:
Compact, localized cut
Preserves more usable wafer area
Machine-readable
Highly repeatable
The notch orientation still corresponds to a specific crystallographic direction, but in a much more space-efficient way.
The shift from flat to notch is not cosmetic—it is driven by physics, automation, and yield economics.
As sapphire wafers grew from 2″ → 4″ → 6″:
Flats removed too much active area
Edge exclusion became excessive
Mechanical balance worsened
A notch provides orientation information with minimal geometric disruption.
Modern tools rely on:
Optical edge detection
Robotic alignment
Orientation recognition algorithms
Notches offer:
Clear angular reference
Faster alignment
Lower mis-pick risk
For GaN epitaxy, orientation errors can cause:
Step bunching
Anisotropic strain relaxation
Non-uniform defect propagation
The precision and repeatability of notches reduce these risks.
Flat: obvious straight edge
Notch: small, U- or V-shaped cut
However, visual identification alone is not sufficient for GaN process control.
Once the notch or flat is located:
Define 0°
Measure angular offsets around the wafer
Map process directions (lithography, cleave lines, miscut)
This is critical when aligning:
Epitaxial growth direction
Device stripes
Laser scribe lanes
For high-precision applications:
XRD confirms crystal orientation
Optical anisotropy methods verify in-plane alignment
Especially important for non-c-plane sapphire
Most common for LEDs and power devices
Notch usually aligned to a-axis or m-axis
Controls step-flow direction in GaN growth
a-plane, m-plane, r-plane sapphire
Orientation becomes critical, not optional
Incorrect notch interpretation can completely invalidate the substrate
In these cases, the notch is effectively part of the epitaxial recipe.
Assuming notch direction is “standard” across suppliers
Treating sapphire like silicon (it is not cubic)
Ignoring miscut direction encoded by the notch
Relying solely on visual inspection
Mixing flat-based legacy drawings with notch-based wafers
Each of these can introduce subtle but fatal process drift.
| Application | Recommendation |
|---|---|
| R&D, small wafers | Flat acceptable |
| High-volume LED | Notch preferred |
| 6″ sapphire | Notch only |
| Automated fabs | Notch mandatory |
| Non-polar GaN | Notch + XRD |
In GaN on sapphire, the notch or flat is not a convenience—it is a physical manifestation of crystallography.
At the atomic scale, GaN growth depends on step edges and symmetry.
At the wafer scale, those same directions are encoded as a notch or flat.
What looks like a small cut on the edge is, in reality, a map of the crystal beneath.
In GaN-on-sapphire technology, identifying the notch or flat is not about knowing where the wafer “starts”—it is about knowing which direction the crystal wants to grow.